Unleashing UVM™

WINDOW MARKER

Copyright 2013, www.cvcblr.com

Block Diagram:



Copyright 2013, www.cvcblr.com

Signal Description:

Signal	Width	Direction	Description
clk	1 bit	Input	Clock input
rst_n	1 bit	Input	Active low reset
in_port_data	64 bits	Input	Data input
in_port_data_sop	1 bit	Input	Indicates first packet of input data
in_port_data_eop	1 bits	Intput	Indicates last packet of input data
out_port_data_valid	1 bit	Output	Validates output data
out_port_data	64 bits	Output	Data output

Copyright 2013, www.cvcblr.com

Timing Diagram:



Copyright 2013, www.cvcblr.com

Description:

Input Port :

- "in_port_data_sop" is a pulse to indicate the First Packet of the Data Transfer.
- Similarly, "in_port _data_eop" is a pulse to indicate the Last packet of the Data Transfer.

Output port:

- Output data transfer commences at the next clock.
- "out_port_data_valid" remains high till the end of data transfer at the output port.

Copyright 2013, www.cvcblr.com